


---

# TSV integration into silicon photonics interposer for next generation transceiver PICs

Bogdan SIRBU  
Fraunhofer IZM, Germany

---

online / October 5th – 8th / 2020  
**Photonics Days**  
Berlin Brandenburg  
innovation conference



virtual conference session:  
**Data Center Interconnects – Towards Mass Manufacturing**

online / October 6th 2020 / 4 – 7pm

---

# TSV integration into silicon photonics interposer for next generation transceiver PICs

[Bogdan Sirbu](#) , Kai Zoschke

Fraunhofer Institute for Reliability and  
Microintegration (IZM), Berlin

**Photonics days Berlin Brandenburg 2020**

# Data Age - Global datasphere by 2025



163ZB

Amount of **data**  
that will be **created**  
**annually**

20%

Amount of  
**life-critical data** in  
datasphere

4800/day

Amount of one  
persons **interaction**  
with **IoT devices**

25%

Amount of created  
**real-time data** in  
datasphere

5.2ZB

Amount of data that  
subject to **data**  
**analysis**

1.4ZB

Amount of analysed  
data touched by **AI /**  
**cognitive systems**


90%

Amount of **data** in  
datasphere require  
**security**


Source: IDC, Seagate

1 zettabyte :  $10^{21}$  bytes

# The Downside




**Share of different ICT Sectors of global electricity 2015-2025, Best case**



Source: Total consumer power consumption forecast, Dr. Anders S. G. Andrae (Huawei), Nordic Digital Business Summit, October 2017


# Motivation – Data center traffic growth

Forecast 2014:




**CAGR: 25%**

Within data center 73.1%




Forecast 2018:




**CAGR: 24.7%**

Within data center 73.4%




# Silicon Photonics Chip Forecast for DCI



Source: Yole




# Photonics Packaging Key Challenges




- High precision placement for fiber **alignment** for SM
- Delicate parts **handling**
- Different **die attach** technologies for assembly
- **Testing**
- **Standardization**
- Reliability
- Small and odd shape devices
- **High cost**

# Ethernet speed – Historical Data and Forecast



- 100G proliferating
- 400G ramp up after 2021



- Next stop, 800G and 1.6T
- Road >400G includes COBO and co-packaging



# MASSTART surpasses the cost metric threshold by using enhanced and scalable techniques

- Glass interface based laser/PIC and fiber/PIC **coupling** approaches, leveraging **glass waveguide** technology to obtain spot size and pitch converters in order to dramatically increase optical I/O density, while facilitating automated assembly processes,
- 3D packaging (**TSV**) enabling backside connection of the high speed PIC to a Si carrier,
- A new generation of **flip chip bonders** with enhanced placement in a complete assembly line compatible with Industry 4.0 which will guarantee an **x6 improvement in throughput**
- **Wafer-level evaluation** of assembled circuits with novel tools that will reduce the characterization time by a factor of 10, down to **1 minute per device**.

- 4-channel PSM4 module in QSFP-DD format with 400G aggregate bit rate,
- 8-channel WDM module in a QSFP-DD format with 800G aggregate bit rate,
- 16-channel WDM on-board module delivering 1.6Tb/s aggregate line rate,
- A tunable single-wavelength coherent transceiver with 600Gb/s capacity following the DP-64QAM modulation format on 64Gbaud/s line rate.

# MASSTART – Consortium as a whole




■ System providers

■ Photonic Assembly & Testing

■ Design House & Technology consultancy



■ Technology providers

# MASSTART Coherent Transceiver Packaging



- ✓ Glass interface based laser/PIC and fiber/PIC coupling approaches
  - obtain spot size and pitch converters
  - increase optical I/O density, automated assembly processes
- ✓ 3D packaging using TSV enabling backside connection of the high speed PIC to a Si carrier
- ✓ New flip chip bonders with enhanced placement
  - improvement in throughput
- ✓ Wafer-level evaluation of assembled circuits with novel tools
  - reduce characterization time




# TSV Test-structures GSG



# GSGSG TSV Application Scenario


Required to connect:

- Driver/TIA chips assembled on top of the Interposer
- DSP chip assembled on the PCB




# TSV Integration Schemes

## Via first or middle;




- TSV integration before FEOL or after FEOL / before BEOL
- Processes established at IDMs

## Via last;



- TSV integration after complete wafer processing
- TSV through thick BEOL oxide
- Requires keep out zones in FEOL and BEOL for TSV integration


## Back Side Via last



- TSV integration after complete wafer processing
- Requires landing pads in BEOL for prepared TSV connection













- Support wafer bonding
- Wafer backside thinning
- TSV reveal
- Backside RDL and bump formation
- Support wafer de-bonding



- Support wafer bonding
- Wafer backside thinning
- TSV formation with access to landing pads
- Metall liner and back side RDL formation
- Support wafer de-bonding (if required)



# Front and Back Side Processes for TSV, RDL and IO formation

<b>1. Original wafer condition</b> <ul style="list-style-type: none"> <li>Original IO pads opened</li> <li>keep out zones in FEOL and BEOL (red circle)</li> </ul>		<b>7. Temporary carrier bonding</b>	
<b>2. TSV process</b> <p>(Litho mask required--&gt;layer 10 in current TRX8 layout)</p> <ul style="list-style-type: none"> <li>original IOs pads are covered with passivation layer after TSV process</li> </ul>		<b>8. Back grinding / TSV reveal</b> <b>9. Back side passivation (1µm CVD Oxide / Nitride)</b> <p>(Litho mask required--&gt;layer 9 in TRX8 layout)</p>	
<b>3. Passivation opening over original IO pads</b> <p>(Litho mask required--&gt;layer 8 in current TRX8 layout)</p>		<b>10. Back side RDL (1µm Al)</b> <p>(Litho mask required--&gt;layer 21 in TRX8 layout)  <b>11. RDL passivation (1µm CVD Oxide / Nitride)</b> <p>(Litho mask required--&gt;not foreseen in TRX8 layout)</p> </p>	
<b>4. Front side RDL formation (1µm Al)</b> <p>(Litho mask required--&gt;layer 11 in current TRX8 layout)</p> <b>5. RDL passivation (1µm CVD Oxide / Nitride)</b> <p>(Litho mask required--&gt;not foreseen in TRX8 layout)</p>		<b>12. Back side pad metallization deposited</b> <p>(Litho mask required--&gt;not foreseen in TRX8 layout)</p>	
<b>6. Front side pad metallization</b> <p>(Litho mask required--&gt;not foreseen in TRX8 layout)</p> <ul style="list-style-type: none"> <li>original IOs can be covered with pad metallization</li> <li>pad metallization to be located at all positions where passivation is opened</li> <li>pad formation on top of TSVs not allowed</li> </ul>		<b>13. Temporary carrier de-bonding</b>	


# Layers and Test Structures for TSV Characterization

## Frontside:


- #61 – top metal on LETI Wafer (line 20 $\mu$ m, pad  $\varnothing$ 30 $\mu$ m)
- #10 – TSV ( $\varnothing$ 20 $\mu$ m)
- #11 – FS-RDL metal (line 20 $\mu$ m, pad  $\varnothing$ 40 $\mu$ m)

## Backside:




- #09 – BS TSV-passopen (via  $\varnothing$ 10 $\mu$ m)
- #21 – BS-RDL metal (line 20 $\mu$ m, pad  $\varnothing$ 30 $\mu$ m)



# Wafer after TSV blind hole etching



- Lithography and Alignment established ✓
- BEOL etching established ✓
- SI-DRIE etching established ✓
- CVD / PVD / Cu-Plating to be done



# Acknowledgement



Co-funded by the Horizon 2020  
Framework Programme of the European Union

MASSTART project is co-funded by the Horizon 2020 Framework Programme of the European Union with Grant Agreement Nr. 825109. <https://cordis.europa.eu/project/rcn/219912/factsheet/en>

MASSTART project is an initiative of the **Photonics Public Private Partnership** [www.photonics21.org](http://www.photonics21.org)

#Photonics

@Photonics21

@PhotonicsEU

#H2020



PHOTONICS PUBLIC PRIVATE PARTNERSHIP

[www.masstart.eu](http://www.masstart.eu)

#MASSTART

**Disclaimer:** The information, documentation and figures available in this deliverable are written by the MASSTART Consortium Partners under co-funding by Horizon 2020 Framework Programme of the European Union (Grant agreement ID: 825109) and do not necessarily reflect the view of the European Commission. The information in this document is provided “as is”, and no guarantee or warranty is given that the information is fit for any particular purpose. The reader uses the information at his/her sole risk and liability.

Copyright © 2020 the MASSTART Consortium. All rights reserved. This document may not be copied, reproduced or modified in whole or in part for any purpose without written permission from the MASSTART Consortium. In addition to such written permission to copy, reproduce or modify this document in whole or part, an acknowledgement of the authors of the document and all applicable portions of the copyright notice must be clearly referenced.



PHOTONICS PUBLIC PRIVATE PARTNERSHIP

