TSV integration into silicon photonics interposer for next generation transceiver PICs

Bogdan SIRBU Fraunhofer IZM, Germany



virtual conference session: Data Center Interconnects – Towards Mass Manufacturing

online / October 6th 2020 / 4 – 7pm





TSV integration into silicon photonics interposer for next generation transceiver PICs

Bogdan Sirbu , Kai Zoschke
Fraunhofer Institute for Reliability and Microintegration (IZM), Berlin
Photonics days Berlin Brandenburg 2020

Data Age - Global datasphere by 2025



163ZB

Amount of **data** that will be **created annually** 20% Amount of life-critical data in datasphere

4800/day

Amount of one persons **interaction** with **IoT devices**

25% Amount of created real-time data in datasphere 5.2ZB

Amount of data that subject to **data analysis** **1.4ZB**

Amount of analysed data touched by AI / cognitive systems 90% Amount of data in datasphere require security

Source: IDC, Seagate

1 zettabyte : 10²¹ bytes






Bogdan Sirbu, WLSI2Photonics Days Berlin Brandenburg, 06.10.2020© Fraunhofer IZM



The Downside



Source: Total consumer power consumption forecast, Dr. Anders S. G. Andrae (Huawei), Nordic Digital Business Summit, October 2017


Bogdan Sirbu, WLSI 3 Photonics Days Berlin Brandenburg, 06.10.2020 © Fraunhofer IZM







Motivation – Data center traffic growth

Forecast 2014:





Silicon Photonics Chip Forecast for DCI



Source: Yole



© Fraunhofer IZM








PHOTONICS PUBLIC PRIVATE PARTNERSHIP

Photonics Packaging Key Challenges

Si microphotonic devices cost




In photonics, packaging & assembly still account for 85% of the total cost (Facebook source)

- High precision placement for fiber alignment for SM
- Delicate parts handling
- Different **die attach** technologies for assembly
- Testing
- Standardization
- Reliability
- Small and odd shape devices
- High cost






Ethernet speed – Historical Data and Forecast



400G ramp up after 2021

Bogdan Sirbu, WLSI

© Fraunhofer IZM



Next stop, 800G and 1.6T

IZM

Road >400G includes COBO and co-packaging

www.masstart.eu



PHOTONICS PUBLIC PRIVATE PARTNERSHI



MASSTART surpasses the cost metric threshold by using enhanced and scalable techniques

- Glass interface based laser/PIC and fiber/PIC coupling approaches, leveraging glass waveguide technology to obtain spot size and pitch converters in order to dramatically increase optical I/O density, while facilitating automated assembly processes,
- **3D** packaging (**TSV**) enabling backside connection of the high speed PIC to a Si carrier,
- A new generation of flip chip bonders with enhanced placement in a complete assembly line compatible with Industry 4.0 which will guarantee an x6 improvement in throughput
- Wafer-level evaluation of assembled circuits with novel tools that will reduce the characterization time by a factor of 10, down to 1 minute per device.
 - 4-channel PSM4 module in QSFP-DD format with 400G aggregate bit rate,
 - 8-channel WDM module in a QSFP-DD format with 800G aggregate bit rate,
 - 16-channel WDM on-board module delivering 1.6Tb/s aggregate line rate,
 - A tunable single-wavelength coherent transceiver with 600Gb/s capacity following the DP-64QAM modulation format on 64Gbaud/s line rate.

© Fraunhofer IZM







MASSTART – Consortium as a whole



System providers



Design House & Technology consultancy

Technology providers




Photonics Days Berlin Brandenburg, 06.10.2020

© Fraunhofer IZM









- Glass interface based laser/PIC and fiber/PIC coupling approaches \checkmark
 - obtain spot size and pitch converters
 - increase optical I/O density, automated assembly processes \rightarrow
- 3D packaging using TSV enabling backside connection of the high speed PIC to a Si carrier \checkmark
- New flip chip bonders with enhanced placement \checkmark
 - \rightarrow improvement in throughput
- Wafer-level evaluation of assembled circuits with novel tools \checkmark
 - \rightarrow reduce characterization time


Bogdan Sirbu, WLSI







TSV Test-structures GSG



IZM


PHOTONICS PUBLIC


PHOTONICS PUBLIC PRIVATE PARTNERSHIP

GSGSG TSV Application Scenario

Required to connect:

- Driver/TIA chips assembled on top of






12 Photonics Days Berlin Brandenburg, 06.10.2020 © Fraunhofer IZM

PHOTONICS PUBLIC PRIVATE PARTNERSHI

www.masstart.eu

IZM

TSV Integration Schemes




PHOTONICS PUBLIC PRIVATE PARTNERSHI

www.masstart.eu

IZM

Front and Back Side Processes for TSV, RDL and IO formation




IZM

PHOTONICS PUBLIC PRIVATE PARTNERSHIP

Layers and Test Structures for TSV Characterization


Frontside:








Wafer after TSV blind hole etching



- Lithography and Alignment established \checkmark
- BEOL etching established \checkmark
- SI-DRIE etching established ✓
- CVD / PVD / Cu-Plating to be done







Acknowledgement



Co-funded by the Horizon 2020

Framework Programme of the European Union

MASSTART project is co-funded by the Horizon 2020 Framework Programme of the European Union with Grant Agreement Nr. 825109. https://cordis.europa.eu/project/rcn/219912/factsheet/en

MASSTART project is an initiative of the **Photonics Public Private Partnership** <u>www.photonics21.org</u>

#Photonics@Photonics21@PhotonicsEU#H2020



Disclaimer: The information, documentation and figures available in this deliverable are written by the MASSTART Consortium Partners under co-funding by Horizon 2020 Framework Programme of the European Union (Grant agreement ID: 825109) and do not necessarily reflect the view of the European Commission. The information in this document is provided "as is", and no guarantee or warranty is given that the information is fit for any particular purpose. The reader uses the information at his/her sole risk and liability.

Copyright © 2020 the MASSTART Consortium. All rights reserved. This document may not be copied, reproduced or modified in whole or in part for any purpose without written permission from the MASSTART Consortium. In addition to such written permission to copy, reproduce or modify this document in whole or part, an acknowledgement of the authors of the document and all applicable portions of the copyright notice must be clearly referenced.

MASSTART Consortium

Data Center Interconnects - Towards Mass Manufacturing, 6th October 2020

