

# 3D integration for next generation transceiver PICs

Bogdan Sirbu

Fraunhofer Institute for Reliability and  
Microintegration (IZM), Berlin

Photonics days Berlin Brandenburg 2021

# Data Age - Global datasphere by 2025



163ZB

Amount of data  
that will be created  
annually

20%

Amount of  
**life-critical data** in  
datasphere

4800/day

Amount of one  
persons interaction  
with IoT devices

25%

Amount of created  
**real-time data** in  
datasphere

5.2ZB

Amount of data that  
subject to data  
analysis

1.4ZB

Amount of analysed  
data touched by AI /  
cognitive systems


90%

Amount of **data** in  
datasphere require  
**security**

Source: IDC, Seagate


1 zettabyte :  $10^{21}$  bytes

# The Downside




Source: Total consumer power consumption forecast, Dr. Anders S. G. Andrae (Huawei), Nordic Digital Business Summit, October 2017

# Silicon Photonics Chip Forecast for DCI



Source: Yole


# Photonics Packaging Key Challenges




- High precision placement for fiber **alignment** for SM
- Delicate parts **handling**
- Different **die attach** technologies for assembly
- **Testing**
- **Standardization**
- Reliability
- Small and odd shape devices
- **High cost**



# Ethernet speed – Historical Data and Forecast



- 100G proliferating
- 400G ramping up



- Next stop, 800G and 1.6T
- Road >400G includes COBO and co-packaging

# MASSTART surpasses the cost metric threshold by using enhanced and scalable techniques

- Glass interface based laser/PIC and fiber/PIC coupling approaches, leveraging glass waveguide technology to obtain spot size and pitch converters in order to dramatically increase optical I/O density, while facilitating automated assembly processes,
- 3D packaging (TSV) enabling backside connection of the high speed PIC to a Si carrier,
- A new generation of flip chip bonders with enhanced placement in a complete assembly line compatible with Industry 4.0 which will guarantee an **x6 improvement in throughput**
- **Wafer-level evaluation** of assembled circuits with novel tools that will reduce the characterization time by a factor of 10, down to **1 minute per device**.

- 4-channel PSM4 module in QSFP-DD format with 400G aggregate bit rate,
- 8-channel WDM module in a QSFP-DD format with 800G aggregate bit rate,
- 16-channel WDM on-board module delivering 1.6Tb/s aggregate line rate,
- A tunable single-wavelength coherent transceiver with 600Gb/s capacity following the DP-64QAM modulation format on 64Gbaud/s line rate.


# MASSTART – Consortium as a whole



- System providers
- Photonic Assembly & Testing
- Design House & Technology consultancy
- Technology providers





# MASSTART Coherent Transceiver Packaging






- ✓ Glass interface based laser/PIC and fiber/PIC coupling approaches
  - obtain spot size and pitch converters
  - increase optical I/O density, automated assembly processes
- ✓ 3D packaging using TSV enabling backside connection of the high speed PIC to a Si carrier
- ✓ New flip chip bonders with enhanced placement
  - improvement in throughput
- ✓ Wafer-level evaluation of assembled circuits with novel tools
  - reduce characterization time

# MASSTART – 120μm pitch PD 50ohm GSG electrodes





# Modulators - optimization GSGSG 70ohm termination

35 ohm termination  
TiN  
Capacitance  
Width GND doping area 85um  
Width Signal 100um






# TSV Test-structures GSG



# GSGSG TSV Application Scenario

Required to connect:


- Driver/TIA chips assembled on top of the Interposer
- DSP chip assembled on the PCB






# TSV Integration Schemes

## Via first or middle;




- TSV integration before FEOL or after FEOL / before BEOL
- Processes established at IDMs

## Via last;



- TSV integration after complete wafer processing
- TSV through thick BEOL oxide
- Requires keep out zones in FEOL and BEOL for TSV integration


## Back Side Via last



- TSV integration after complete wafer processing
- Requires landing pads in BEOL for prepared TSV connection



- Support wafer bonding
- Wafer backside thinning
- TSV reveal
- Backside RDL and bump formation
- Support wafer de-bonding



- Support wafer bonding
- Wafer backside thinning
- TSV formation with access to landing pads
- Metall liner and back side RDL formation
- Support wafer de-bonding (if required)

# Front and Back Side Processes for TSV, RDL and IO formation

<b>1. Original wafer condition</b> <ul style="list-style-type: none"> <li>Original IO pads opened</li> <li>keep out zones in FEOL and BEOL (red circle)</li> </ul>		<b>7. Temporary carrier bonding</b>	
<b>2. TSV process</b> (Litho mask required-->layer 10 in current TRX8 layout) <ul style="list-style-type: none"> <li>original IOs pads are covered with passivation layer after TSV process</li> </ul>		<b>8. Back grinding / TSV reveal</b> <b>9. Back side passivation (1µm CVD Oxide / Nitride)</b> (Litho mask required-->layer 9 in TRX8 layout)	
<b>3. Passivation opening over original IO pads</b> (Litho mask required-->layer 8 in current TRX8 layout)		<b>10. Back side RDL (1µm Al)</b> (Litho mask required-->layer 21 in TRX8 layout) <b>11. RDL passivation (1µm CVD Oxide / Nitride)</b> (Litho mask required-->not foreseen in TRX8 layout)	
<b>4. Front side RDL formation (1µm Al)</b> (Litho mask required-->layer 11 in current TRX8 layout) <b>5. RDL passivation (1µm CVD Oxide / Nitride)</b> (Litho mask required-->not foreseen in TRX8 layout)		<b>12. Back side pad metallization deposited</b> (Litho mask required-->not foreseen in TRX8 layout)	
<b>6. Front side pad metallization</b> (Litho mask required-->not foreseen in TRX8 layout) <ul style="list-style-type: none"> <li>original IOs can be covered with pad metallization</li> <li>pad metallization to be located at all positions where passivation is opened</li> <li>pad formation on top of TSVs not allowed</li> </ul>		<b>13. Temporary carrier de-bonding</b>	


# Layers and Test Structures for TSV Characterization

## Frontside:

- #61 – top metal on LETI Wafer (line 20µm, pad Ø30µm)
- #10 – TSV (Ø20µm)
- #11 – FS-RDL metal (line 20µm, pad Ø40µm)

## Backside:




- #09 – BS TSV-passopen (via Ø10µm)
- #21 – BS-RDL metal (line 20µm, pad Ø30µm)



# Wafer after TSV blind hole etching and Cu filling



- Lithography and Alignment established ✓
- BEOL etching established ✓
- SI-DRIE etching established ✓
- CVD / PVD / Cu-Plating to be done





Co-funded by the Horizon 2020

Framework Programme of the European Union

MASSTART project is co-funded by the Horizon 2020 Framework Programme of the European Union with Grant Agreement Nr. 825109. <https://cordis.europa.eu/project/rcn/219912/factsheet/en>

MASSTART project is an initiative of the **Photonics Public Private Partnership** [www.photonics21.org](http://www.photonics21.org)



PHOTONICS PUBLIC PRIVATE PARTNERSHIP

MASSTART Team Fraunhofer IZM:

*Tolga Tekin*

*Hermann Oppermann*

*Kai Zoschke*

*Susann Thoma*

*Bogdan Sirbu*

[www.masstart.eu](http://www.masstart.eu)

#MASSTART

